IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re divisional patent application of 09/690,875 filed on October 18, 2000

Cohen et al.

Serial No.: Not Yet Assigned Group Art Unit: Not Yet Assigned

Filing Date: Concurrently Herewith Examiner: Unknown

For: DOUBLE-GATE FET WITH PLANARIZED SURFACES AND SELF ALIGNED

SILICIDES

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

Under the provisions of 37 CFR §1.97 through §1.99 and pursuant to applicant's duty of disclosure under 37 CFR §1.56, applicant respectfully brings the following documents listed on the attached form PTO-1449, to the attention of the Examiner in charge of the above-identified application. All of these references were either cited or submitted in parent Application No. 09/690,875 and thus copies of these references are not provided in accordance with 37 C.F.R. §1.98(d).

This citation does not constitute an admission that the references are relevant or material to the claims. They are only cited as constituting related art of which the applicant is aware.

It is respectfully requested that the listed references be considered by the Examiner and formally made of record in this application.

YOR920000173US2

Please charge any deficiencies in fees and credit any overpayment of fees to Attorney's Deposit Account No. 50-0510.

Respectfully submitted,

Frederick W. Gibb, III Registration No. 37,629

Date: 7/9/03 McGinn & Gibb, PLLC 2568-A Riva Road, Suite 304 Annapolis, Maryland 21401 (301) 261-8071 Customer No. 28211

		YOR9200001		Not Yet Assigned					
IN	NFORMATION DISCLOSUR (Use several sheets if n c:			Cohen et al.					
_	_		FILING Concurrently F		GROUP Ur	nknown			
		U.	.S. PATEN	T DOCUMENTS					
*EXAMINER	DOCUMENT NUMBER	DATE		NAME	CLASS	SUBCLASS	FILING DAT		
	5,102,819	04/07/1992	Matsus	shita et al.			IF /s	KIAIE	
	5,120,666	06/09/1992	Gotou						
	5,166,084	11/24/1992	Pfiester	r					
	5,273,921	12/28/1993	Neudec	ck et al.					
	5,371,401	12/06/1994	Kurita						
	5,461,250	10/24/1995	Burgha	artz et al.					
	5,497,019	05/05/1996	Mayer	et al.					
	5,646,058	07/08/1997	Taur et	i al.					
	5,708,286	01/13/1998	Uesugi	et al.					
	5,773,331	06/30/1998	Solomo	n et al.					
	5,923,963	07/13/1999	Yamana	aka					
		FORE	EIGN PATE	ENT DOCUMENTS					
	DOCUMENT NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	TRANSL	SLATION	
	JP-05-226655	09/1993	Japan					1	
	OTHER DOCUME	ENTS (Includir	ng Authoi	r, Title, Date, Pertiner	nt Pages, Etc.)	,	<u> </u>		
		ted Silicon-on-Insul Electron Device Le	ulator MOS etters, Vol.	SFET's", Min Cao, Ted I. 18, No. 6, June 1997, p	l Kamins, Paul Va pp.251-252	ande Voorde, (
	"Super Self-Aligned Do Lee, Gianni Taraschi, / Technology Laboratori	ouble-Gate (SSDG Andy Wei, Tom A. ies, Massachusette) MOSFE . Langdo, l e Institute	ET's Utilizing Oxidation Eugene A. Fitzgerald, ar of Technology, Cambrid	Rate Difference a nd Dimitri A. An dge, MA, IEEE, 1	and Selective I toniadis, Micr 1999, pp71-74	Epitaxy", Jo cosystems	ong-Ho	
XAMINER				DATE CONSIDERED					
EXAMINER: In	Initial if reference considered, whith nictude copy of this form with nixt co	ner or not citation is ommunication to ap	in conform	nance with MPEP 609; Dr.	aw line through citr	ation if not in ca	onformance	and not	

F rm PTO-A820 (also form PTO-1449) P09C/REV03

Patent and Trademark Office * U.S. DEPARTMENT OF COMMERCE

INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

ATTY DOCKET NO.	SERIAL NO. Not Yet Assigned			
YOR920000173US2				
Cohen et al.				
Cohen et al.	GROUP			

,					FILING Concurrently H	GROUP Unknown					
			U.S	S. PATENT	DOCUMENTS	_					
*EXAMINER DOCUME		DOCUMENT NUMBER	DATE	NAME		CLASS	SUBCLASS	FILING DATE IF APPROPRIATE			
	6,14	43,582	11/07/2000	Vu et al	•				-		
	6,34	46,446	02/12/2002	Ritenou	r						
	6,365,465		04/02/2002	Chan et	al.						
								:			
								:			
			FORE	IGN PATE	NT DOCUMENTS						
	DOCUMENT NUMBER		DATE		COUNTRY	CLASS	SUBCLASS	TRANS YES	LATION NO		
								100			
		· · · · · · · · · · · · · · · · · · ·									
					Ahous						
	·	OTHER DOCUME	NTS (Includin	ng Author	, Title, Date, Pertiner	nt Pages, Etc	.)				
		"Self-Aligned (Top and Bottom) Double-Gate MOSFET with a 25 nm Thick Silicon Channel", Hon-Sum Philip Wong, Kevin K. Chan, and Yuan Taur, IBM Thomas J. Watson Research Center, Yorktown Heights, NY, IEEE 1997, pp. 427-430									
		"New Planar Self-Aligned Double-Gate Fully-Depleted P-MOSFET's Using Epitaxial Lateral Overgrowth (ELO) and Selectively Grown Source/Drain (S/D), Taichi Su, John P. Denton, and Gerold W. Neudeck, IEEE School of Electrical and Computer Engineering, Perdue University, West Lafayette, IN, IEEE, 2000, pp. 110-111									
EXAMINER					DATE CONSIDERED						

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.